Abstract-This paper examines the possibility of a low-cost, high-resolution fingerprint sensor chip. The test chip is composed of 64 2 2 2 256 sensing cells (chip size: 2.7 2 2 2 10.8 mm 2 2 2 ). A new detection circuit of charge sharing is proposed, which eliminates the influences of internal parasitic capacitances. Thus, the reduced sensing-capacitor size enables a high resolution of 600 dpi, even using a conventional 0.6-m CMOS process. The partial fingerprint images captured are synthesized into a full fingerprint image with an image-synthesis algorithm. The problems and possibilities of this image-synthesis technique are also analyzed and discussed.
I. INTRODUCTION
T HE fingerprint is known to be the most representative biometric for authentication of individual persons. Although it has been so for a long time, the consumer market has not been very accepting of fingerprint recognition systems because of their bulky size and somewhat high cost. As can be seen by the conventional acquisition systems, such as the optical, pressure, and thermal sensing methods [1] - [3] , the largest cost of the fingerprint recognition system concerns image capturing. A precision mechanism is needed, at the cost of a large power consumption not acceptable to a portable system. The recent expansion of commerce via the Internet and the need to prevent unauthorized usage of private communication and information processing systems open new opportunities for authentication systems. In that sense, a portable fingerprint recognition system, especially a silicon-based sensor, could be an ideal candidate.
Some research organizations have published papers on semiconductor-based capacitive sensing schemes and demonstrated the possibility of a single-chip solution [4] - [9] . By measuring the variances of the capacitance according to the distance from the chip surface to the finger's skin, the pattern of a fingerprint, i.e., ridges and valleys, could be obtained.
This paper presents a fingerprint sensing method that also uses a capacitive sensing approach. But there are two distinguishing differences. First, we developed a new sense amplifier that removes the undesirable influences of the parasitic capacitances of the sensor plate. Due to the enhanced sensitivity, the pitch of the sensing cell array can be greatly reduced, and hence the image resolution can be increased.
The second difference of this work is the introduction of taking partial images of fingerprints and synthesizing a full frame image from them. This is to reduce the chip size for cost savings and to avoid the undesirable property of a large-area chip that can be easily broken even by a slight mechanical shock.
In the following sections, the proposed capacitive sensing scheme and circuit implementation will be discussed (Section II), and the captured fingerprint images and proposal for synthesis algorithm for full fingerprint images will be presented (Section III). The test results with our 600-dpi chip will be discussed in Section IV.
II. CHARGE-SHARING SENSING SCHEME
A. Principle Fig. 1 shows the principle of the proposed charge-sharing sensing scheme. The finger is modeled as the upper electrode of the capacitor, and the metal plate in the cell as the lower electrode. These two electrodes are separated by the passivation layer of the silicon chip and air. We define this series-connected capacitor which is composed of a capacitor between the metal plate and the chip surface and another one between the chip surface and the finger's skin. The capacitance of is at its maximum value when a ridge has contact with the passivation layer. As the distance between the chip surface and the finger's skin increases, the capacitance becomes smaller. The capacitance according to the distance is shown in Fig. 2(a) , where the passivation-layer thickness is 2 m. We assumed that the potential of the finger's surface is at some fixed value. It should be noted that the finger does not have to be grounded [4] , [5] , [9] . The only requirement is that the skin be an equipotential surface. This point is of great importance for practical applications. and in Fig. 1 represent the internal parasitic capacitances related to nodes 1 and 2.
The sensing operation is as follows. In the precharge phase, the switches and are on, and the switch is off. Then, the nodes and are precharged to and respectively. At the beginning of the evaluation phase, the switches and are turned off, and is turned on. Then, the charges stored at nodes and in the precharge phase are now redistributed between the nodes.
The final voltage can be expressed as follows:
(1) This output voltage decreases sharply as the distance from the chip surface to the finger's skin increases, as shown in Fig. 2(b) . This kind of characteristic is very important for the discrimination of the ridges and valleys. Our schematic in Fig. 1 is conceived to fully exploit the parasitic capacitances for storing and sensing with very small designed capacitances, typically with capacitances typically varying from a few to several tens of femtofarads. The difficulty in sensing a cell using the standard digital CMOS process, however, is that the parasitic capacitance of the metal plate is usually comparable to or even larger than . In (1), the effect of becomes less dominant as the increases. Since with the increase of the the difference of the output voltage between the ridge and valley reduces to a diminishing level, the capture of the fingerprint pattern is extremely difficult. That is why conventional techniques have focused their efforts on for better sensitivity: by decreasing the thickness of the insulator layer, by increasing the voltage swing, by enlarging the size of the sensor plate [9] , and sometimes even by adopting a special fabrication process [9] . These methods, however, reduce the attractive merits of the IC-based capacitive sensing scheme.
B. Circuit Implementation and Operation
A block diagram of the sensor chip is shown in Fig. 3 . The timing control block generates proper control signals for the sensor array and clock signals for other blocks. All sensing cells in the same column are addressed one at a time by a column decoder. They are enabled during a clock cycle and disabled after the result of the sensing cell is fed into the latch, which is placed at the end of each row.
The sensing cell of Fig. 1 is implemented as the circuit shown in Fig. 4(a) . The voltages and in Fig. 1 are now and GND, respectively. The switches and are now replaced by the transistors and respectively. The point of this circuit is to remove the influences of the parasitic capacitances connected to the bottom electrode. For this purpose, we employed a unity-gain buffer and a transistor Another point we have made is that the size of the metal plate is slightly larger than the metal plate. The purpose of this is to shield the fringe capacitances between the metal plate and the substrate. Thus, the direct parasitic capacitance between the metal plate and the substrate does not disturb our sensing mechanism. The components of the 's are as follows: the parasitic capacitances of the node except the metal plate; those of the node ; those between the metal plate and metal plate; those between the metal plate and the substrate. Typically, the capacitances of and are larger than those of and In our design, the values of and after layout extraction are 14, 18, 45, and 94 fF, respectively. We reduced through a compact layout for better sensitivity. Fig. 5 shows the unity-gain buffer, with the signal of en for enabling the unity-gain buffer in the evaluation phase. The role of the unity-gain buffer is tracking the voltage of the node At the beginning of the evaluation phase, both the input and the output voltages of the unity-gain buffer are Then, without the transistors and are switched off, and hence both the transistors and would be only in weak inversion. In this case, when the node of inversion state, which guarantees a fast pulldown of as shown in Fig. 4 . As and decrease, the transistor immediately goes off and does not affect the operation of the unity-gain buffer.
The timing diagram of the cell operation is shown in Fig. 4(b) . In the precharge phase, transistors and are on and is off. Nodes and are precharged to and node is discharged to GND. In this phase, no charge is accumulated in and because the two electrodes have the same potential. In and the amount of charge stored is and respectively. With the beginning of the evaluation phase, the transistors and turn off and turns on, enabling charge redistribution between the nodes and The unity-gain buffer is enabled and tracks the voltage change of the node as explained above, which makes the potential difference between the two electrodes of zero. Therefore, does not affect the charge-sharing behavior.
In this phase, the comparator is also enabled and compares the voltage of with the threshold voltage Thus, a binary output according to the finger pattern is produced.
An improvement can be seen by the simulation of the cell after layout extraction in Fig. 6 . The lower curve represents the output voltage when the parasitic capacitance of the metal plate is removed with the proposed technique. The voltage difference between the contacted point (ridge) and the noncontacted point (valley) is more than 500 mV. The comparator with as an input easily discriminates the ridge and valley. The upper curve represents the output voltage with the parasitic capacitance of the metal plate. It would have been very difficult to discriminate the pattern with the small voltage differences between the two extremes, of about 100 mV.
III. SYNTHESIS ALGORITHM
The silicon sensor chip should be large enough to cover the entire fingerprint area needed for identification, which is 1.5 cm . This has two problems. The first is the cost disadvantage related to a large chip area. The second is that since silicon is very brittle in nature, a large chip of this size is easily breakable even by a small amount of mechanical shock. To reduce the cost and size of the sensing device and to improve resistance against mechanical shock, we tried an alternative image-synthesis technique, as shown in Fig. 7 . Instead of capturing the fingerprint image as a whole with a large sensing device, the sensor continuously captures a fractional image of the fingerprint pattern. Providing that the sampling time interval between consecutive frames is short enough, we can get the images partially overlapped. Then, the whole image can be synthesized into a full image, using the method of global motion characterization [10] .
As the sensor is fabricated with VLSI technologies, the time required to read out a frame and the sampling time interval can be controlled so that they become short enough to adapt the above-mentioned synthesis approach. Fig. 8 represents the test chip used for fingerprint image capturing by a 64 256 sensor. The time required to read out a frame was about 3 ms for this sensor. Assuming the average speed of a moving finger to be about 4 cm/s, i.e., 40 m/ms, and remembering that the pitch size of our device is 42 m, the finger moves only a few pixels during the time from reading out the first column to the last. Therefore, the amount of deformation of the fingerprint pattern during the frame-reading time is about 1-2 pixels, which means that it can be neglected.
A. Extraction of the Main Ridges and Valleys
The boundary between ridges and valleys can be easily changeable according to contact conditions such as the pressure, the dryness of the skin, sweat, etc. Moreover, dirt or grease can also vary the sharpness of the image. These are treated as random noise. With these factors in mind, the boundary is not treated as valuable information, and thus is discriminated from the main ridge and valley in our synthesis algorithm. In this sense, our process does not correspond to the conventional line-thinning techniques that are widely used in image processing. In our work, the extracted main ridges and valleys and the boundary region are assigned the values of 1, 1, and 0, respectively. Fig. 9 shows a window image of a captured fingerprint, where (a) is the unprocessed image and (b) is the simulated resulting image after processing. The black-and-white line represents the main ridge and the valley. The boundary is represented by a gray line. In this process, small holes and speckles are also removed. In the following process, we use this image as the input for synthesis. 
B. Edge Continuity Check of the Overlapped Part
Full-search block-matching techniques to extract the overlapped part require huge computational complexity, which is not suitable for a portable real-time processing device. To reduce the amount of computation, we first compare the edges of the overlapped part between the two consecutive frames. This is attributed to the natural characteristics of the fingerprint pattern. In other words, the fingerprint pattern should be continuous along the edge of the overlapped part, and there should not be any jerky effect of the pattern, if they are matched accurately. Fig. 10 shows the edge continuity check process. The expression of the matching ratio of the edge continuity is (2) where and are the size of the overlapped part in the sequence of row and column, respectively, and and are the corresponding pixels of the two frames, respectively. The multiplying operation is carried out according to Table I . The boundary does not have a place in the comparison. The results of an edge continuity check between two frames are shown in Fig. 11 . Valleys in this figure represent the worst cases of matching when most of the ridges in one frame overlap with valleys in the other frame. The points that compose the hills can be candidates for the accurate displacement vector. Using this edge continuity check algorithm, we can drastically reduce the computation time required compared to the full-search block-matching technique.
C. Block Matching
Only those displacement vectors that have passed the edge continuity check are used to determine the displacement vec- tor. The accuracy of the block matching is expressed as (3) which is similar to (2) except that all pixels in the overlapped part are compared. When the maximum value of is obtained, the most accurate displacement vector is estimated. Fig. 12 shows the result of the block-matching process where all displacement vectors have been checked to compare with the edge continuity check process. It is to be noted that the overall shape of the result is very similar to the result of the edge continuity check process of Fig. 11 , as expected, which verifies the usefulness of the edge continuity check process.
IV. MEASUREMENT OF TEST CHIP AND SYNTHESIS OF FULL FINGERPRINT IMAGE
Test chips are fabricated using a standard 0.6-m CMOS digital process. The size of a sensing cell is 42 42 m , and that of the metal plate is 30 30 m , which provides a resolution of 600 dpi. One chip is composed of a strip-like test array pattern with 64 256 sensing cells. It occupies an area of 2.7 10.8 mm . The microphotograph of the 64 256 element sensor array is shown in Fig. 8 .
Active power dissipation is 540 W at 4-MHz operating frequency, and the standby power consumption is negligible. The characteristics of the sensor are summarized in Table II. The results of synthesizing a full image based on the sweeping method is shown in Fig. 13 . No observable error is seen in the synthesized image. To validate our synthesis algorithm, the matching ratio of all the pixels in the overlapped part has been checked. The matching ratio between the adjacent frames is shown in Fig. 14 . The average matching ratio obtained is 84.2%. The pixels that do not match are mostly boundary pixels and random noises, as expected.
The possibility of synthesizing the full fingerprint image has been examined further with small images captured by another test chip with 64 64 sensing cells. The area occupied by the sensor array is 2.7 2.7 mm . The 64 64 images are captured successively while a finger rubs the chip surface. The captured images have some deformation between the consecutive frames due to factors such as a change of direction, finger pressure, etc. This local deformation was small enough to synthesize adjacent frames. Unfortunately, however, the accumulated global deformation can be quite large, causing the discontinuity problem shown in Fig. 15 . Here, the arrow represents the moving direction and the circled area shows the discontinuous part. This deformation from physical characteristics of the human skin is unavoidable. However, if we sweep the sensing chip "softly," rather than rubbing it, the direction of movement can be maintained almost constantly and the deformation from the change of direction can be negligible, as shown in the results of Fig. 13 .
V. CONCLUSIONS
In this paper, a capacitive fingerprint sensor and imagesynthesis algorithm for a low-cost fingerprint recognition system have been examined. The capacitive fingerprint sensor based on charge redistribution makes it possible to detect very small capacitance variances induced by the fingerprint pattern. With an appropriate circuit technique, the influences of the parasitic capacitances of the sensor plate are effectively removed, and the sensitivity of the proposed sensing cell is increased. The image-synthesis technique is introduced and analyzed to reduce the size and cost of the sensing device. High-resolution partial fingerprint images have been extracted and synthesized into a full fingerprint image. The image-synthesis approach has demonstrated the possibility of producing an economical fingerprint recognition system.
